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A b s t r a c t .  This paper presents algorithms developed for pixel merging 
phase of object-space parallel polygon rendering on hypercube-connected 
multicomputers. These algorithms reduce volume of communication in 
pixel merging phase by only exchanging local foremost pixels. In order 
to avoid message fragmentation, local foremost pixels should be stored 
in consecutive memory locations. An algorithm, called modified seanline 
z-buffer, is proposed to store local foremost pixels efficiently. This algo- 
rithm also avoids the initialization of scanline z-buffer for each scanline 
on the screen. Good processor utilization is achieved by subdividing the 
image-space among the processors in pixel merging phase. Efficient algo- 
rithms for load balancing in the pixel merging phase are also proposed 
and presented. Experimental results obtained on a 16-processor Intel's 
iPSC/2 hypercube multicomputer are presented. 
1 I n t r o d u c t i o n  
There are two approaches for parallel polygon rendering in multicomputers; 
image-space parallelism [1, 2, 3] and object-space parallelism [4, 5, 6]. In object- 
space parallel rendering, input polygons are parti t ioned among the processors. 
Each processor, then, runs a sequential rendering algorithm for its local polygons. 
Each generated pixel is locally z-buffered to eliminate local hidden pixels. After 
local z-buffering, pixels generated in each processor should be globally merged, 
because more than one processor may produce a pixel for the same screen coor- 
dinate. The global z-buffering operations during the pixel merging phase can be 
considered as an overhead to the sequential rendering. Furthermore, each global 
z-buffering operation necessitates interprocessor communication. Efficient imple- 
mentat ion of the pixel merging phase is thus a crucial factor for the performance 
of object-space parallel rendering. In its simplest form, pixel merging phase can 
be performed by exchanging pixel information for all pixel locations between pro- 
cessors. We will call this scheme full z-buffer merging. This scheme may introduce 
large communication overhead in pixel merging phase because pixel information 
for inactive pixel locations are also exchanged. This overhead can be reduced 
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by exchanging only local foremost pixels in each processor. This scheme is re- 
ferred to here as active pizel merging. The approaches in [5, 6] use architectures 
whose processors are interconnected in a tree structure for pixel merging phase. 
Both approaches result in low processor utilization in pixel merging phase due 
to tree topology. The processors in the lower levels of the tree (e.g., processors 
at the leaves) may have substantially less work than those in the upper levels 
of the tree. Another approach presented in [4] utilizes network broadcast capa- 
bility for pixel merging phase. Each processor, starting from the first processor 
and continuing in increasing processor id, broadcasts "active" pixels to a global 
frame buffer. The other processors capture the broadcast pixels and delete their 
local pixels which are hidden by the broadcast pixels. In this way, the number of 
pixels broadcast by the next processor is expected to decrease. Their approach 
will introduce a large communication overhead due to broadcast operation on 
medium-to-coarse grain distributed-memory architectures. In addition, their ap- 
proach suffers from low processor utilization because a processor remains idle 
until the end of pixel merging phase after broadcasting its pixels. 
This paper investigates the object-space parallelism on hypercube-connected 
distributed-memory multicomputers. In our approach, the hypercube intercon- 
nection topology and message passing characteristics of hypercube multicom- 
puter are exploited. Algorithms proposed in this work achieve good processor 
utilization by implicitly subdividing image-space among the processors in pixel 
merging phase. The volume of communication is decreased by only exchanging 
local foremost pixels for active pixel locations as in [4]. However, storing only 
local foremost pixels for efficient pixel merging introduces some overhead to 
conventional scanline z-buffer algorithm. An algorithm, called modified scanline 
z-buffer, is proposed to reduce this overhead. The proposed algorithm also avoids 
initialization of scanline z-buffer for each scanline in local z-buffering. Load bal- 
ancing issue in pixel merging phase is discussed. Algorithms for achieving better 
load balance are proposed and discussed. 
2 Modified Scanline Z-buffer Algorithm 
In order to prevent message fragmentation in active pixel merging, the local fore- 
most pixels should be stored in consecutive memory locations. In this section, a 
modified scanline z-buffer algorithm is presented. This algorithm utilizes a mod- 
ified scanline scheme to store foremost pixels in consecutive memory locations 
efficiently. In addition, this algorithm avoids initialization of scanline z-buffer for 
each scanline by sorting polygon spans at each scanline in increasing minimum 
x-intersections. 
When polygons are projected to the screen (of resolution N x N ) ,  some of 
the scanlines intersect the edges of the projected polygons. Each pair of such 
intersections is called a span. In the first step of the algorithm, the spans are 
generated and put into the scanlinc span lists. The scanline span lists involve a 
linked list for each scanline which contains the respective polygon spans. Each 
span is represented by a record, which contains the intersection pair (minimum 
x-intersection x~i~ and maximum x-intersection x~,x)  and necessary informa- 
tion for z-buffering and shading. Scanline span lists are constructed by inserting 
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the spans of the projected polygons to the appropriate  scanline lists in sorted 
(increasing) order according to their x,~i~ values. This sorting allows to perform 
local z-buffering without initializing the scanline array for each scanline on the 
screen. 
In the second step, spans in the scanline lists are processed, in scanline order 
(y order), for local z-buffering and shading. Two local arrays are used to store 
only local foremost pixels. First array is called Winning Pizel Array (WPA) 
used to store the foremost (winning) pixels. Each entry in this array contains 
location information, z value, and shading information about the respective lo- 
cal foremost pixel. Since z-buffering is done in scanline order, the pixels in the 
WPA are in scanline order and pixels in a scanline are stored in consecutive 
locations. Hence, for location information, only x value of the pixel generated 
for location (x,y) needs to be stored in WPA. Second array, called Modified 
Scanline Array (MSA) of size N, is a modified scanline z-buffer. MSA[x] gives 
the index in WPA of pixel generated at location x. Initially, each entry of the 
MSA is set to zero. Moreover, a "range" value is associated with each scanline. 
The "range" value of the current scanline is set to one plus the index of the 
last pixel, which is generated by the previous scanline, in WPA. The "range" 
value for the first scanline is set to i. Since spans are sorted in increasing Xmin 
values, if a location x in MSA has a value less than the "range" value of current 
scanline, it means that location x is generated by a span belonging to previous 
scanlines. For such locations, the generated pixels are directly stored into WPA 
without any comparison. Otherwise, the generated pixel is compared with the 
pixel pointed by the index value. This indexing scheme and sorting of spans in 
scanline span list avoid re-initialization of MSA at each scanline. However, due 
to comparison made with "range" value, an extra comparison is introduced for 
each pixel generated. These extra comparison operations are reduced as follows. 
The sorted order of spans in the scanline span lists assures tha t  when a span s 
in scanline y is rasterized, it will not generate a pixel location x which is less 
than x~i~ of previous spans. The current span s is divided into two segments 
such that  one of the segments cover the pixels generated by previous spans in 
the current scanline and other segment covers the pixels generated by spans of 
previous scanline. Distance comparisons are made for the pixels in the first seg- 
ment. The pixels generated for the second segment are stored into WPA without 
any distance comparisons. 
3 Pixel  Merging on Hypercube Multicomputer 
This section presents two active pixel merging algorithms developed for a d- 
dimensional hypercube mult icomputer  with P = 2 4 processors. In these algo- 
rithms, each processor initially owns local foremost pixels belonging to the whole 
screen of size N x N .  Then, a global z-buffering operation is performed on local 
foremost pixels so that  each processor gathers global foremost pixels belonging 
to a horizontal screen subregion of size N x N / P .  
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3.1 Pairwise Exchange Scheme 
This scheme exploits the recursive-halving idea widely used in hypercube-specific 
global operations. This operation requires d concurrent divide-and-exchange 
stages. Within each stage i (for i = 0, 1, 2, ..., d - 1), each processor divides hor- 
izontally its current active region of size N x n into two equal sized subregions 
(each of size N x n/2), referred here as top and bot tom subregions, where n = N 
during the initial halving stage. Meanwhile, each processor divides its current lo- 
cal foremost pixels into two subsets as belonging to these two subregions, which 
are referred here as top and bo t tom pixel subsets. Then, processor pairs which 
are neighbors over channel i exchange their top and bo t tom pixel subsets. After 
the exchange, processors concurrently perform z-buffering operations between 
retained and received pixel subsets to finish the stage. 
3.2 All-to-All Personalized Communicat ion Scheme 
The pairwise exchange scheme can also be considered as a store-and-forward 
scheme. At each stage, the received pixels are stored into the local memory  of the 
processor. These pixels are compared and merged with the pixels retained. After 
this merge operation, some of the pixels are sent at the next exchange stage, i.e., 
they are forwarded towards the destination processor through other processors at 
each concurrent communication step. Note that  during these store-compare-and- 
forward stages, pixels may be copied from memory of one processor to memory of 
the other processors more than once. This memory- to-memory  copy operations 
can be reduced by sending the pixels directly to their destination processors. 
In iPSC/2 hypercube multicomputer,  communication between processors is 
done by Direct Connect Modules (DCMs). Communication between two non- 
neighboring processors is almost as fast as neighbor communications if all the 
links between two processors are not currently used by other messages. The 
communication hardware uses the e-cube routing algorithm [7]. Using DCMs, 
we can exchange messages between non-neighbor processors by the algorithm 
presented in [8]. This algorithm totally avoids message congestion by ensuring 
that  at each exchange stage, the pixel data  is directed to destination processors 
following disjoint paths. 
In all-to-all personalized communication scheme, the screen is implicitly di- 
vided into P horizontal subregions. Each subregion is implicitly assigned to a 
processor. Then, each processor sends the pixels belonging to the subregion of 
processor "k" directly to processor "k". After P - I  exchange steps, each proces- 
sot z-buffers the local pixels with the received pixels. Each processor holds a local 
z-buffer of size N x N/P. Local pixels are scattered onto the z-buffer without 
any distance comparisons. Then, each received pixel's z value is compared with 
the z value in the pixel location in the z-buffer. After all pixels are processed, 
z-buffer contains the pixels in the final picture. 
4 L o a d  B a l a n c i n g  in  P i x e l  M e r g i n g  S t e p  
In this section, two heuristics that implement adaptive subdivision of screen 
among processors to achieve good load balance in pixel merging are presented. 
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4.1 Recursive Adaptive Subdivis ion 
This scheme recursively divides the screen into two subregions such tha t  number 
of pixels in one subregion is almost equal to the number of pixels in the other 
subregion. This scheme is well suited to the recursive structure of the hypercube. 
Each processor counts the number of local foremost pixels at each scanline 
and stores them in an array. Each entry of the array stores the sum of local fore- 
most pixels at the corresponding scanline. An element-by-element global prefix 
sum operation is performed on this array to obtain the distribution of foremost 
pixels in all processors. Then, using this array, each processor divides the screen 
into two horizontal bands of consecutive scanlines so tha t  each region contains 
equal number of active pixel locations. Along with the division of the screen, 
the hypercube is also divided into two equal subcubes of dimension d - 1. Top 
subregion is assigned to one subcube while bo t tom subregion is assigned to other 
subcube. Subcubes perform subdivision of the local subregions concurrently and 
independently. Since screen is divided into horizontal bands, the global array 
obtained by global sum operation is used for further divisions of the screen. 
4.2 Heuristic  Bin Packing 
In the recursive adaptive subdivision scheme, the subdivision of the screen is done 
on scanline basis, i.e., scanlines are not divided. For this reason, it is difficult to 
achieve exactly equal load in each subregion. In addition, when a division point 
is found and screen is divided into two subregions, each subregion is subdivided 
independent of the other one. As a result, at each recursive subdivision, the load 
imbalance between the subregions may propagate  and increase. Therefore, at the 
end of recursive subdivision, some processors may still have substantially more 
work load than others. A bet ter  distribution of work load among the processors 
can be achieved by using a different partitioning scheme, called heuristic bin 
packing. In this scheme, the goal is to minimize the difference between the loads 
of the maximum loaded processor and minimum loaded processor. In order to 
realize this goal, a scanline is assigned to a processor with minimum work load. 
In addition, scanlines are assigned in decreasing number of pixels they have, 
i.e., scanlines that  have large number of pixels are assigned at the beginning. 
In this way, large variations in the processor loads due to new assignments are 
minimized towards the end. 
5 E x p e r i m e n t a l  R e s u l t s  
The algorithms proposed in this work were implemented in C language on a 16- 
node Intel iPSC/2 hypercube multicomputer.  Algorithms were tested for scenes 
composed of 1, 2, 4, and 8 tea pots for screens of size 400x400 and 640x640. The 
characteristics of the scenes are given in Table 1. The abbreviations in the figures 
and tables are AAPC: all-to-all personalized communication, PAIR: pairwise 
exchange, RS: recursive adaptive subdivision, HBP: heuristic bin packing, ZBUF- 
EXC: full z-buffer merging. All t iming results in the tables are in milliseconds. 
Table 2 illustrates the performance comparison of PAIR-RS scheme with full 
z-buffer merging. The timings for some scene instances for ZBUF-EXC scheme 
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T a b l e  1. Scene characteristics in terms of total number of pixels generated (TPG),  
number of polygons, and total number of winning pixels in the final picture (TPF)  for 
different screen sizes. 
Scene Num. Of Polygons 
i POT 3751 
2 POT 7502 
4 POT_I 15004 
4 POT_2 15004 
8 POT_I 30008 
8 POT_2 30008 
N=400 N=640 
TPG TPF  TPG T P F  
59091 43247 137043 110515 
66802 37084 151881 94840 
71578 26328 146468 66727 
81735 35629 171480 90692 
154187 52258 324464 133617 
99589 36043 201829 91729 














Span List Local Pixel Span List Local Pixel 
Creation z-buffer Merging Creation z-buffer Merging 
322 434 348 316 578 2015 
481 471 341 470 585 1940 
1038 520 323 1015 647 1930 
1124 579 408 1099 702 1958 
2142 1079 684 2104 1128 2043 
2087 701 451 2029 805 1958 
630 815 468 612 952 1941 
947 886 475 920 989 1882 
2037 989 419 1968 1093 1798 
2268 1109 545 2186 1191 1881 
4219 2030 861 * * * 
could not  be  ob ta ined  due to  insufficient local memory.  Those  cases are  i nd i ca t ed  
by a "*" in this  table .  As seen in Table  2, P A I R - R S  gives much b e t t e r  resul ts  
t h a n  Z B U F - E X C  in pixel merg ing  phase.  Since pixel  in fo rmat ion  for inact ive  
pixel loca t ions  are  also exchanged,  the  volume of communica t ion  in Z B U F - E X C  
is larger  t h a n  t ha t  of PAIR-RS .  As is also seen from the  tab le ,  the  P A I R - R S  
per forms  b e t t e r  t han  Z B U F - E X C  also in local  z-buffer phase  since it avoids  
in i t i a l iza t ion  of z-buffer. 
Tota l  volume of concurrent  communica t ion  (in bytes)  for var ious  pixel  merg-  
ing schemes are  i l lus t r a t ed  in Fig.  1. The  t o t a l  volume of concur ren t  communi -  
ca t ion  is ca lcu la ted  as the  sum of the  m a x i m u m  volume of communica t i on  at  
each communica t ion  step.  As seen from the  figure, A A P C  scheme resul ts  in less 
volume of communica t ion  t han  P A I R  scheme as expected .  Note  t h a t  the  vo lume 
of communica t ion  in act ive pixel  merg ing  is p r o p o r t i o n a l  to the  number  of ac- 
t ive pixel loca t ions  in each processor .  As the  number  of processors  increases,  the  
number  of act ive pixel  loca t ions  pe r  processor  is expec ted  to  decrease .  Hence,  it  
is expec ted  t ha t  volume of communica t ion  decreases  as the  number  of processors  
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(a) 2 POT scene on different processors, 
A = 400 x 400. (b) A = 400 x 400 and A = 640 x 640 for different scenes on 16 
processors. 
in PAIR-RS scheme on 4 processors is due to store-and-forward overheads. It is 
also experimentally observed that  better load balance in pixel merging indirectly 
affects the volume of communication as well. As illustrated in Fig. l(b), HBP 
scheme results in less volume of communication than RS scheme. 
Performance comparison of load balancing heuristics are illustrated in Fig. 2. 
The load imbalance is the ratio of the difference of the work loads of maximum 
and minimum loaded processors to average work load. The work load of a pro- 
cessor was taken to be the number of pixel merging operations it performs in the 
pixel merging phase. As seen from the figure, HBP achieves much better load 
balance than RS as expected. Load balance improves with increasing screen reso- 
lution due to better accuracy in dividing the screen. As is also seen from Fig. 2(a), 
HBP scales better than RS for larger number of processors. A speedup of 11.47 
was obtained using 16 processors with AAPC-HBP scheme for 2 POT scene and 
A = 640 x 640. 
6 C o n c l u s i o n s  
In this work, efficient algorithms were proposed for active pixel merging on hy- 
percube muRicomputers. These algorithms reduce the volume of communication 
by exchanging only active pixel locations in pixel merging phase. The message 
fragmentation in active pixel merging is avoided by storing local foremost pixels 
to consecutive memory locations in local z-buffering phase. An algorithm, called 
modified scanline z-buffer, is proposed to store the local foremost pixels into con- 
secutive memory locations efficiently. This algorithm also avoids initialization of 
scanline z-buffer for each scanline on the screen. It is experimentally observed 
that active pixel merging with modified scanline z-buffer algorithm performs 
better than full z-buffer merging. It is also experimentally observed that all-to- 
all personalized communication scheme achieves less communication overhead 
than pairwise exchange scheme due to less store-and-forward overheads in active 
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Fig. 2. Comparison of RS with HBP. (a) Different number of processors for 2 POT 
scene, A = 400 x 400. (b) Different screen resolutions and different scenes on 16 pro- 
cessors. 
pixel merging. Two load balancing heuristics were proposed to distribute load 
evenly in pixel merging. The heuristic bin packing achieves better load balance 
and scales better than recursive adaptive subdivision in active pixel merging. 
Therefore, it is recommended that all-to-all personalized communication with 
heuristic bin packing scheme should be utilized for active pixel merging on hy- 
percube multicomputers. 
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